For FPGAs, the general rule is that "flip‐flops are free and combinatorial logic costs."

FPGA synthesis tools synthesize OneHot State Machines for smaller FSM designs by default,regardless of the state encoding included in the RTL code.